## Fewer Cores, More Hertz: Leveraging High-Frequency Cores in the OS Scheduler for Improved Application Performance

R. Gouicem, D. Carver, J. Sopena, J. Lawall, G. Muller Sorbonne University, LIP6, Inria

B. Lepers, W. Zwaenepoel University of Sydney J.-P. Lozi Oracle N. Palix Université Grenoble Alpes







ORACLE Labs





CPU frequency changes depending on load



CPU frequency changes depending on load

Frequency is managed at chip granularity

The load of a single CPU impacts the frequency of all CPUs on the chip



CPU frequency changes depending on load

Frequency is managed at chip granularity

The load of a single CPU impacts the frequency of all CPUs on the chip



CPU frequency changes depending on load

Frequency is managed at chip granularity

The load of a single CPU impacts the frequency of all CPUs on the chip

With all CPUs fully loaded, **nominal frequency** is guaranteed



CPU frequency changes depending on load

Frequency is managed at chip granularity

The load of a single CPU impacts the frequency of all CPUs on the chip

With all CPUs fully loaded, **nominal frequency** is guaranteed

**Turbo mode**: when some CPUs are idle, busy CPUs can use even higher frequencies

# **Dynamic Frequency Scaling Now**



Frequency is managed at **core granularity** 

At least since:

- Intel<sup>®</sup> Cascade Lake (2019)
- AMD<sup>®</sup> Ryzen (2019)

## **Dynamic Frequency Scaling Now**



Frequency is managed at **core granularity** 

At least since: - Intel<sup>®</sup> Cascade Lake (2019) - AMD<sup>®</sup> Ryzen (2019)

Idle cores can run at minimal frequency while other cores run at maximal frequency

 $\rightarrow$  Energy savings

## **Dynamic Frequency Scaling Now**



Frequency is managed at **core granularity** 

At least since: - Intel<sup>®</sup> Cascade Lake (2019) - AMD<sup>®</sup> Ryzen (2019)

Idle cores can run at minimal frequency while other cores run at maximal frequency → Energy savings

Each core individually sets a frequency that matches **its** load

## **Previous Work**

#### Focus on changing the frequency to match load

- Linux scaling governors (ondemand, schedutil)
- hardware frequency scaling (Intel)

#### Frequency scaling was used to

- maximize instructions per joule metric (Weiser'94)
- reduce contention (Merkel'10, Zhang'10)
- reduce energy usage (Bianchini'03)

#### Recent work by the Linux scheduler community

- TurboSched: small jitter tasks on Turbo cores
- support for heterogeneous architectures (big.LITTLE), ...

# Case Study: Compiling Linux

Setup:

- 4x20-core Intel<sup>®</sup> Xeon E7-8870 v4 (160 HW threads with HyperThreading)
- 2.1 GHz nominal frequency, up to 3.0 GHz with Turbo Boost®
- Per-core frequency scaling
- 512 GB of RAM
- Debian 10 Buster with Linux 5.4

#### Maximum Turbo frequencies:

Active cores	1-2	3	4	5-8	>8
Max Turbo	3.0 GHz	2.8 GHz	2.7 GHz	2.6 GHz	2.1 GHz

For clarity, we only present the compilation of the scheduler subsystem

#### Case Study: Tracing the Frequency

— 1.2 GHz — (1.2, 1.7] GHz — (1.7, 2.1] GHz — (2.1, 2.6] GHz — (2.6, 3.0] GHz



## Case Study: Tracing the Frequency

— 1.2 GHz — (1.2, 1.7] GHz — (1.7, 2.1] GHz — (2.1, 2.6] GHz — (2.6, 3.0] GHz



#### Case Study: Tracing the Frequency

— 1.2 GHz — (1.2, 1.7] GHz — (1.7, 2.1] GHz — (2.1, 2.6] GHz — (2.6, 3.0] GHz







16





Frequency and load are mismatched!

# Frequency Transition Latency

**FTL**: Latency between a change of load and change of frequency We measure it from idleness to 100% load on our server

### **Frequency Transition Latency**

**FTL**: Latency between a change of load and change of frequency We measure it from idleness to 100% load on our server

 $0\% \rightarrow 100\%$  : **29 ms**  $100\% \rightarrow 0\%$  : **98 ms** 



## **Frequency Transition Latency**

**FTL**: Latency between a change of load and change of frequency We measure it from idleness to 100% load on our server

 $0\% \rightarrow 100\%$  : **29 ms**  $100\% \rightarrow 0\%$  : **98 ms** 

Changing frequency is not instantaneous!



## **Tracing Scheduler Events**

Behavior of Linux scheduler (**CFS**):

New and waking threads are placed on **idle** cores if available

 $\rightarrow$  work conserving



## **Tracing Scheduler Events**

Behavior of Linux scheduler (**CFS**):

New and waking threads are placed on **idle** cores if available

 $\rightarrow$  work conserving

This repeated **fork/wait** pattern is a common occurrence in our case study.



## **Problem: Frequency Inversion**

Long FTLs



Work conserving scheduler

The frequencies at which two cores operate are inverted as compared to their load

#### Problem: With CFS





Ideal situation, both cores are busy

### Problem: With CFS







Ideal situation, both cores are busy



Two cores used for a sequential work, prone to **frequency inversion** 

We propose local placement with  $\boldsymbol{S}_{\text{local}}.$ 

C<sub>0</sub> C<sub>1</sub>

We propose local placement with  $\mathbf{S}_{local}$ .

**Parent thread** runs on  $C_0$ , calls the fork() syscall. CFS decides to place the **child thread** on  $C_1$ .



We propose local placement with  $\mathbf{S}_{local}$ .

**Parent thread** runs on  $C_0$ , calls the fork() syscall. CFS decides to place the **child thread** on  $C_1$ .

Instead,  $S_{local}$  cancels this migration and always places the child thread on  $C_0$ .

C <sub>0</sub>	$C_1$
2	
fork()—	✻≻
C.	

We propose local placement with  $\mathbf{S}_{local}$ .

**Parent thread** runs on  $C_0$ , calls the fork() syscall. CFS decides to place the **child thread** on  $C_1$ .

Instead,  $S_{local}$  cancels this migration and always places the child thread on  $C_0$ .

**Parent thread** calls the wait() syscall, the **child thread** is scheduled on  $C_0$ .

We use a **single** core for a sequential work.



We propose local placement with  $\mathbf{S}_{local}$ .

**Parent thread** runs on  $C_0$ , calls the fork() syscall. CFS decides to place the **child thread** on  $C_1$ .

Instead,  $S_{local}$  cancels this migration and always places the child thread on  $C_0$ .

C <sub>0</sub>	$C_1$
ζ	
fork()	$\checkmark$

We propose local placement with  $\mathbf{S}_{local}$ .

**Parent thread** runs on  $C_0$ , calls the fork() syscall. CFS decides to place the **child thread** on  $C_1$ .

Instead,  $S_{local}$  cancels this migration and always places the child thread on  $C_0$ .

If the parent thread keeps running, C<sub>0</sub> will stay overloaded,

$C_0$	$C_1$
ζ	
fork()-	★→
S	

We propose local placement with  $\mathbf{S}_{local}$ .

**Parent thread** runs on  $C_0$ , calls the fork() syscall. CFS decides to place the **child thread** on  $C_1$ .

Instead,  $S_{local}$  cancels this migration and always places the child thread on  $C_0$ .

If the **parent thread** keeps running,  $C_0$  will stay overloaded, until **load balancing** migrates the **child thread** on  $C_1$ .

$C_0$	$C_1$
2	
$\int$ fork() –	¥.,
R	
(	

We propose local placement with  $\mathbf{S}_{local}$ .

**Parent thread** runs on  $C_0$ , calls the fork() syscall. CFS decides to place the **child thread** on  $C_1$ .

Instead,  $S_{local}$  cancels this migration and always places the child thread on  $C_0$ .

If the **parent thread** keeps running,  $C_0$  will stay overloaded, until **load balancing** migrates the **child thread** on  $C_1$ .

Both cores are used, but we lost tens of milliseconds of execution for the **child thread**.







36





![](_page_38_Figure_1.jpeg)

We propose to delay migrations with  $\boldsymbol{S}_{move}.$ 

 $C_1$ 

 $C_0$ 

We propose to delay migrations with  $\mathbf{S}_{move}$ .

**Parent thread** runs on  $C_0$ , calls the fork() syscall. CFS decides to place the **child thread** on  $C_1$ .

**~**0

We propose to delay migrations with  $\mathbf{S}_{move}$ .

**Parent thread** runs on  $C_0$ , calls the fork() syscall. CFS decides to place the **child thread** on  $C_1$ .

If  $C_1$  runs at a **low frequency**, instead of placing the **child thread** on  $C_1$ , we arm a timer that expires in 50µs and place the **child thread** on  $C_0$ .

![](_page_41_Picture_4.jpeg)

We propose to delay migrations with  $\mathbf{S}_{move}$ .

**Parent thread** runs on  $C_0$ , calls the fork() syscall. CFS decides to place the **child thread** on  $C_1$ .

If  $C_1$  runs at a **low frequency**, instead of placing the **child thread** on  $C_1$ , we arm a timer that expires in 50µs and place the **child thread** on  $C_0$ .

When the timer is triggered 50µs later,

![](_page_42_Picture_5.jpeg)

We propose to delay migrations with  $\mathbf{S}_{move}$ .

**Parent thread** runs on  $C_0$ , calls the fork() syscall. CFS decides to place the **child thread** on  $C_1$ .

If  $C_1$  runs at a **low frequency**, instead of placing the **child thread** on  $C_1$ , we arm a timer that expires in 50µs and place the **child thread** on  $C_0$ .

When the timer is **triggered** 50 $\mu$ s later, we migrate the **child thread** to C<sub>1</sub>. We only lose 50 $\mu$ s compared to CFS or S<sub>local</sub>.

![](_page_43_Picture_5.jpeg)

We propose to delay migrations with  $\mathbf{S}_{move}$ .

**Parent thread** runs on  $C_0$ , calls the fork() syscall. CFS decides to place the **child thread** on  $C_1$ .

If  $C_1$  runs at a **low frequency**, instead of placing the **child thread** on  $C_1$ , we arm a timer that expires in 50µs and place the **child thread** on  $C_0$ .

![](_page_44_Picture_4.jpeg)

We propose to delay migrations with  $\mathbf{S}_{move}$ .

**Parent thread** runs on  $C_0$ , calls the fork() syscall. CFS decides to place the **child thread** on  $C_1$ .

If  $C_1$  runs at a **low frequency**, instead of placing the **child thread** on  $C_1$ , we arm a timer that expires in 50µs and place the **child thread** on  $C_0$ .

**Parent thread** calls the wait() syscall, the **child thread** is scheduled on  $C_0$ , the timer is **cancelled**.

![](_page_45_Picture_5.jpeg)

We propose to delay migrations with  $\mathbf{S}_{move}$ .

**Parent thread** runs on  $C_0$ , calls the fork() syscall. CFS decides to place the **child thread** on  $C_1$ .

If  $C_1$  runs at a **low frequency**, instead of placing the **child thread** on  $C_1$ , we arm a timer that expires in 50µs and place the **child thread** on  $C_0$ .

**Parent thread** calls the wait() syscall, the **child thread** is scheduled on  $C_0$ , the timer is **cancelled**.

This sequential program uses a single core, running at a **high frequency**, and  $C_1$  stays **idle**.

![](_page_46_Picture_6.jpeg)

![](_page_47_Figure_1.jpeg)

![](_page_48_Figure_1.jpeg)

![](_page_49_Figure_1.jpeg)

![](_page_50_Figure_1.jpeg)

![](_page_51_Figure_1.jpeg)

# Our Solutions: $\mathbf{S}_{\text{local}}$ and $\mathbf{S}_{\text{move}}$

Both solutions behave similarly on our case study

# Our Solutions: $\mathbf{S}_{\text{local}}$ and $\mathbf{S}_{\text{move}}$

Both solutions behave similarly on our case study

S<sub>local</sub>

is more aggressive and simple (3 lines of code), changes the behavior of CFS and heavily relies on **periodic load balancing** to fix mistakes

# Our Solutions: $\mathbf{S}_{\text{local}}$ and $\mathbf{S}_{\text{move}}$

Both solutions behave similarly on our case study

S<sub>local</sub> is more aggressive and simple (3 lines of code),
changes the behavior of CFS and heavily relies on periodic load
balancing to fix mistakes

**S**<sub>move</sub> is more balanced, and accounts for **frequency**, more complicated (124 lines of code, timers), but keeps the overall ideas of CFS

60 applications from:

- NAS: HPC applications,
- Phoronix: web servers, compilations, DNN libs, compression, databases, ...
- hackbench & sysbench OLTP

2 machine markets:

- Server: 80-core Intel<sup>®</sup> Xeon E7-8870 v4 (160 HW threads)
- **Desktop**: 4-core AMD<sup>®</sup> Ryzen 5 3400G (8 HW threads)

2 frequency scaling governors:

- powersave
- schedutil

Compared to CFS, server machine, powersave governor, higher is better

![](_page_56_Figure_2.jpeg)

Compared to CFS, server machine, powersave governor, higher is better

![](_page_57_Figure_2.jpeg)

Compared to CFS, server machine, powersave governor, higher is better

![](_page_58_Figure_2.jpeg)

Compared to CFS, server machine, powersave governor, higher is better

![](_page_59_Figure_2.jpeg)

60

#### Perforn

Compared

3-4 apps d

#### Fewer Cores, More Hertz: Leveraging High-Frequency Cores in the OS Scheduler for Improved Application Performance

Oracle Labs

Redha Gouicem, Damien Carver Jean-Pierre Lozi Sorbonne University, LIP6, Inria

Julien Sopena Sorbonne University, LIP6, Inria

Baptiste Lepers, Willy Zwaenepoel University of Sydney

Nicolas Palix Université Grenoble Alpes

Julia Lawall, Gilles Muller Inria, Sorbonne University, LIP6

Abstract In modern server CPUs, individual cores can run at different frequencies, which allows for fine-grained control of the performance/energy tradeoff. Adjusting the frequency, however, incurs a high latency. We find that this can lead to a proble

One source of challenges in managing core frequencies is the Frequency Transition Latency (FTL). Indeed, transitioning a core from a low to a high frequency, or conversely, has an FTL of dozens to hundreds of milliseconds. FTL leads to a problem of frequency inversion in scenarios that are typical

# **Detailed** analysis in the

paper!

for 23 applications, and worsens performance by more than 5% (at most 8%) for only 3 applications. On a 4-core AMD Ryzen we obtain performance improvements up to 56%.

#### 1 Introduction

Striking a balance between performance and energy consumption has long been a battle in the development of computing systems. For several decades, CPUs have supported Dynamic Frequency Scaling (DFS), allowing the hardware or the software to update the CPU frequency at runtime. Reducing CPU frequency can reduce energy usage, but may also decrease overall performance. Still, reduced performance may be acceptable for tasks that are often idle or are not very urgent. making it desirable to save energy by reducing the frequency in many use cases. While on the first multi-core machines, all cores of a CPU had to run at the same frequency, recent server CPUs from Intel<sup>®</sup> and AMD<sup>®</sup> make it possible to update the frequency of individual cores. This feature allows for much finer-grained control, but also raises new challenges.

until recently, and CCFS, on which Twolen is running, is likely to be executing at a low frequency because it was previously idle. Consequently, the frequencies at which Custer and Cers operate are inverted as compared to the load on the cores. This frequency inversion will not be resolved until Cmaker reaches a low frequency and CCFS reaches a high frequency, i.e., for the duration of the FTL. Current hardware and software DFS policies, including the schedutil policy [9] that was recently added to CFS cannot prevent frequency inversion as their only decisions consist in updating core frequencies, thus paving the FTL each time. Frequency inversion reduces performance and may increase energy usage.

In this paper, we first exhibit the problem of frequency inversion in a real-world scenario through a case study of the behavior of CFS when building the Linux kernel on a Intel<sup>8</sup> Xeon-based machine with 80 cores (160 hardware threads). Our case study finds repeated frequency inversions when processes are created through the fork () and wait () system calls, and our profiling traces make it clear that frequency inversion leads to tasks running on low frequency cores for a significant part of their execution.

-bliu

#### aluation

#### ave governor, higher is better

![](_page_60_Figure_19.jpeg)

#### >23 apps outperform CFS

![](_page_60_Figure_21.jpeg)

#### ame performance, less consumed ener

#### S<sub>move</sub> Energy improvement (%) 40 20 0 -20 -40

hackbench-10000

S

# Take away

Frequency inversion problem

- FTL + frequency agnostic scheduler
- New because of per-core dynamic frequency scaling

Solutions implemented in Linux

- S<sub>local</sub>: simple, aggressive, relies on load balancing
- $S_{move}^{i}$ : frequency-aware, more balanced
- Both are available at: <u>https://gitlab.inria.fr/whisper-public/atc20</u>

Possible extensions:

- Fully frequency aware scheduler
- Modeling the frequency behavior of a CPU (#active cores, temperature, instruction set, ...)
- Shortening FTL with faster frequency reconfiguration